INTRODUCTION
Field programmable gate arrays (FPGAs) consist of a twodimensional array of configurable logic modules interconnected by programmable routing resources. They provide a flexible, use-programmable and regular architecture for designing a wide range of circuits [ 11. Thus FPGAs can offer the benefits of custom hardware while reducing high development costs and manufacturing time. This makes them ideally suited for prototyping logic designs.
The structure of the logic blocks of FPGAs can be classified as (i) Table-Look-Up (TLU) based or (ii) Multliplexor (MUX) based [2] , [3] . In this paper, we will be considering only multiplexor-based FPGAs. In particular, we will focus on a simplified version of the well known ACTl cell as the basic logic module. The structure of the ACTl cell is shown in Figure 1. 
REVIEW
Reduced Ordered Binary Decision Diagrams (ROBDDs) have been widely used to synthesize multiplexor-based FPGAs [4] , [5] . This type of synthesis occurs in two phases:
(i) Logic optimization -constructing and optimizing the ROBDD and (ii) Technology mapping -mapping the optimized network to the target architecture.
ROBDDs are attractive because they are compact and allow optimum sharing of subfunctions. However, they are extremely sensitive to variable ordering. If the input ordering restriction is relaxed, the result is a simple (unordered) BDD. The disadvantage of BDDs is that they do not lead to optimal sharing of functions. So the same function may be replicated in different branches of a BDD. While there may be exceptions, in general ROBDDs lead to more efficient designs [6] . Figure 2 : ROBDD representation off.
(0-7803-4797-8/98/$10.00 1998 IEEE) 123dd is a decision diagram based model, like the ROBDD. However, the 123dd can accommodate certain transformations which are not allowed in ROBDDs. This results in a structure which may have one, two or three edges coming out from a node. An ROBDD, on the other hand, must always have exactly two edges from each node. This flexibility in the structure of 123dds can lead to more efficient FPGA implementations. The main characteristics of the 123dd model are given below:
A nonterminal node is shown as a labelled circle. It represents a net in the circuit.
A node at the ith level has label Xi, denoting the ith input variable.
9 Each nonterminal node has 1 , 2 or 3 outgoing edges and each edge has a label of 0, 1 or 2.
Each edge with a label O( 1) from a node with label Xi corresponds to a transistor with its gate connected to
An edge with a label 2 indicates a metal line. (ii) Substitution rule : The substitution rule is used to combine two paths from a node N in the 123dd to two distinct nodes, Nk, and Nk2, into a single path.
(iii) Merging rule : This rule is analogous to the merging rule used in ROBDD synthesis and is used to merge isomorphic subgraphs in the decision diagram. It reduces the number of nodes in the 123dd.
THE SYNTHESIS PROCEDURE
In our synthesis procedure, we try to exploit the advantages of both ROBDDs and simple BDDs. As mentioned before, the synthesis takes place in two phases: (i) logic optimization and (ii) technology mapping. In this section, we will describe each phase in more detail.
Logic Optimization
In this phase, we first construct the 123dd corresponding to a Boolean function. The 123dd is an ordered data structure, like the ROBDD. Therefore we can share isomorphic subgraphs and reduce the number of nodes in the structure. The 123dd is constructed according to the rules and definitions in [7].
Next, we modify the 123dd by identifying the branches where a different variable ordering may be beneficial. We then change, if possible, the variable orderings in these branches. The ordering change takes place only if there is no conflict with the subgraphs shared using the merging rule. A brief overview of this step is shown in Figure 4 .
I. Obtain 123dd of the specified Boolean function; Each node in the 123dd, synthesized in step 1, is processed starting with the root node. If a node does not have an edge with label 2, no transformations are needed and we simply proceed to the next node. If, there is an edge with label 2, we apply some transformations to that node to eliminate the edge before proceeding to the next node. The procedure ends when all the nodes in the 123dd have been processed and there are no remaining edges with label 2.
The final decision diagram model, which is mapped to the multiplexor-based cells should not have any edges with label 2. Edges with label 2 in the 123dd may be removed in one of three possible ways.
(i) If there is only one edge from a node and that edge has label 2, the corresponding node and edge may be deleted from the 123dd (e.g. edge e2 in Figure 5(a) ).
(ii) An edge may be removed by choosing a more suitable variable ordering for the branch containing that edge (e.g. edge el in Figure 5(a) ).
(iii)An edge may be removed by replacing the branch by two separate branches if a suitable variable ordering cannot be found. (Figure 5(a) ). The edge el can be removed by switching variables b and c in the associated branch and edge e2 may be removed by deleting the corresponding node with label c. After these transformations, the final decision diagram ( Figure 5(b) ) is ready for technology mapping.
It is always better to remove edges by the first two methods, as shown above. However, if this is not possible, we must use the third method to eliminate an edge with label 2.
The transformations discussed in this section systematically remove edges with label 2 from the 123dd. This reduces the 123dd to a BDD with (possibly) different variable orderings on different branches. Thus, we are able to combine the efficiency of ROBDDs, due to sharing of nodes, with the flexibility of BDDs.
Technology Mapping
In this phase, the resultant BDD, obtained through logic optimization is mapped into combination logic blocks (CLBs). Any of the standard mapping algorithms, including those in [6] for mapping to ACT1 and ACT2 cells may be used. For our experiments we have used a simplified vesion of the ACT1 cell, where one of the inputs of the OR gate is tied to zero. This simplified cell, called ACT cell, is shown below. We now construct the 123dd for f using the same variable ordering. The resultant 123dd is shown in Figure 3 . We, then identify edges with label 2 and change the variable ordering in the corresponding branches. The resulting BDD is shown in Figure 8 . This can be mapped to a single ACT cell as shown in Figure 9 . In this paper we have described how a new decision diagram based model, the 123dd, can be used to improve the logic optimization phase in FTGA design. We have shown that our method can provide improvements over ROBDD based designs, when starting with the same initial variable ordering. Figure 9 : 123dd based implementation of f
